
Dual Type D Master-Slave Flip-Flop

The MC10131 is a dual master–slav<u>e type D flip–f</u>lop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (C_E) inputs. Each flip–flop may be clocked separately by holding the common clock in the low state and using the enable inputs for th<u>e clocking function</u>. If the common clock is to be used to clock the flip–flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip–flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

 $P_D = 235 \text{ mW typ/pkg (No Load)}$ $F_{Tog} = 160 \text{ MHz typ}$ $t_{pd} = 3.0 \text{ ns typ}$ $t_r, t_f = 2.5 \text{ ns typ } (20\%-80\%)$



CLOCKED TRUTH TABLE

D	Q _{n+1}		
Х	Q _n		
L	L		
Н	Н		
	X L H		

 $C = C_E + C_C A$ clock H is a clock transition from a low to a high state.


R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Q _n
L	Н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined

MC10131								
	L SUFFIX CERAMIC PACKAGE CASE 620–10							
	P SUFFIX PLASTIC PACKAGE CASE 648–08							
TITLE COMP	FN SUFFIX PLCC CASE 775–02							

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).



ELECTRICAL CHARACTERISTICS

				Test Limits							
Characteristic			Pin Under	_30°C			+25°C		+8	5°C	
		Symbol	Test	Min	Мах	Min	Тур	Max	Min	Max	Unit
Power Supply	Drain Current	١E	8		62		45	56		62	mAdc
Input Current		linH	4 5 6 7 9		525 525 350 390 425			330 330 220 245 265		330 330 220 245 265	μAdc
		l _{inL}	4, 5* 6, 7, 9*	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage	e Logic 1	VOH	2 2†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage	e Logic 0	V _{OL}	2 3†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Volt	tage Logic 1	VOHA	2 2†	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Volt	tage Logic 0	VOLA	2 3†		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Time Clock Input	es (50Ω Load)										ns
Pro	opagation Delay	^t 9+2– ^t 9+2+ ^t 6+2+ ^t 6+2–	2 2 2 2	1.7 1.7 1.7 1.7	4.6 4.6 4.6 4.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	4.5 4.5 4.5 4.5	1.8 1.8 1.8 1.8	5.0 5.0 5.0 5.0	
Rise Time	(20 to 80%)	t2+	2	1.0	4.6	1.1	2.5	4.5	1.1	4.9	
Fall Time	(20 to 80%)	t2-	2	1.0	4.6	1.1	2.5	4.5	1.1	4.9	
Set Input Pro	opagation Delay	^t 5+2+ ^t 12+15+ ^t 5+3– ^t 12+14–	2 15 3 14	1.7 1.7 1.7 1.7	4.4 4.4 4.4 4.4	1.8 1.8 1.8 1.8	2.8 2.8 2.8 2.8	4.3 4.3 4.3 4.3	1.8 1.8 1.8 1.8	4.8 4.8 4.8 4.8	ns
Reset Input											ns
Pro	opagation Delay	^t 4+2– ^t 13+15– ^t 4+3– ^t 13+14+	2 15 3 14	1.7 1.7 1.7 1.7	4.4 4.4 4.4 4.4	1.8 1.8 1.8 1.8	2.8 2.8 2.8 2.8	4.3 4.3 4.3 4.3	1.8 1.8 1.8 1.8	4.8 4.8 4.8 4.8	
Setup Time		^t setup	7	2.5		2.5			2.5		ns
Hold Time		^t hold	7	1.5		1.5			1.5		ns
Toggle Freque	ency (Max)	f _{tog}	2	125		125	160		125		MHz

* Individually test each input applying V_{IH} or V_{IL} to input under test.

 $\dot{\dagger}$ Output level to be measured after a clock pulse has been applied to the $\rm \overline{C_{E}}$ Input (Pin 6)

UIHmax

ELECTRICAL CHARACTERISTICS (continued)

			-	TEST VOLTAGE VALUES (Volts)					
		@ Test Te	mperature	VIHmax VILmin VIHAmin VILAmax VEE					
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE A	PPLIED TO I	PINS LISTED E	BELOW	
Charac	cteristic	Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd
Power Supply Drai	in Current	١ _E	8					8	1, 16
Input Current		linH	4 5 6 7 9	4 5 6 7 9				8 8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
		l _{inL}	4, 5* 6, 7, 9*		* *			8 8	1, 16 1, 16
Output Voltage	Logic 1	VOH	2 2†	5 7				8 8	1, 16 1, 16
Output Voltage	Logic 0	VOL	2 3†	5 7				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	VOHA	2 2†			5 7	9	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	VOLA	2 3†			5 7	9	8 8	1, 16 1, 16
Switching Times Clock Input	(50Ω Load)			+1.11Vdc		Pulse In	Pulse Out	–3.2 V	+2.0 V
	Propagation Delay	^t 9+2– ^t 9+2+ ^t 6+2+ ^t 6+2–	2 2 2 2	7 7		9 9 6 6	2 2 2 2	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t ₂₊	2	7		9	2	8	1, 16
Fall Time	(20 to 80%)	t2-	2			9	2	8	1, 16
Set Input	Propagation Delay	^t 5+2+ ^t 12+15+ ^t 5+3– ^t 12+14–	2 15 3 14	6 9		5 12 5 12	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Reset Input									
	Propagation Delay	^t 4+2– ^t 13+15– ^t 4+3– ^t 13+14+	2 15 3 14	6 9		4 13 4 13	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Setup Time		^t setup	7			6, 7	2	8	1, 16
Hold Time		^t hold	7			6, 7	2	8	1, 16
Toggle Frequency	(Max)	ftog	2			6	2	8	1, 16

* Individually test each input applying VIH or VIL to input under test.


 \dagger Output level to be measured after a clock pulse has been applied to the \overline{C}_{E} Input (Pin 6)

L______V_{ILmin}


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

MC10131

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 \Diamond

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC10131/D