## DEFLECTION PROCESSOR FOR MULTISYNC MONITORS

## PRELIMINARY DATA

## HORIZONTAL

- DUAL PLL CONCEPT
- 150kHz MAXIMUM FREQUENCY
- SELF-ADAPTATIVE
- X-RAY PROTECTION INPUT
- DC ADJUSTABLE DUTY-CYCLE
- $1^{\text {st }}$ PLL LOCK /UNLOCK INFORMATION
- WIDE RANGE DC CONTROLLED H-POSITION
- ON/OFF SWITCH (FOR PWR MANAGEMENT)
- TWO H-DRIVE POLARITIES
- MOIRE OUTPUT


## VERTICAL

- VERTICAL RAMP GENERATOR
- 50 TO 165Hz AGC LOOP
- DCCONTROLLED V-AMP, V-POS, S-AMP \& C-COR
- ON/OFF SWITCH


## EWPCC

- VERTICAL PARABOLA GENERATOR WITH DC CONTROLLED KEYSTONE \& AMPLITUDE
- AUTO TRACKING WITH V-POS \& V-AMP


## GEOMETRY

- WAVE FORM GENERATOR FOR PARALELLOGRAM \& SIDE PIN BALANCE CONTROL
- AUTO TRACKING WITH V-POS \& V-AMP


## DYNAMIC FOCUS

- VERTICAL PARABOLA OUTPUT FOR VERTICAL DYNAMIC FOCUS
- AUTO TRACKING WITH V-POS \& V-AMP


## GENERAL

- ACCEPT POSITIVE OR NEGATIVE HORIZONTAL \& VERTICAL SYNC POLARITIES
- SEPARATE H \& V TTL INPUT
- COMPOSITE BLANKING OUTPUT


## DESCRIPTION

The TDA9105 is a monolithic integrated circuit assembled in a 42 pins shrink dual in line plastic package.

This IC controls all the functions related to the horizontal and vertical deflection in multimodes or multisync monitors.
This IC, combined with TDA9205 (RGB preamp), STV942x (OSD processor), ST727x (micro controller) and TDA817x (vertical booster), allows to realize very simple and high quality multimodes or multisync monitors.


SHRINK42
(Plastic Package)
ORDER CODE : TDA9105

## PIN CONNECTIONS



PIN DESCRIPTION

| Pin | Name | Function |
| :---: | :---: | :---: |
| 1 | V-FOCUS | Vertical Dynamic Focus Output |
| 2 | H-LOCKOUT | First PLL Lock/Unlock Output |
| 3 | PLL2C | Second PLL Loop Filter |
| 4 | H-DUTY | DC Control of Horizontal Drive Output Pulse Duty-cycle. If this Pin is grounded, the Horizontal and Vertical Outputs are inhibited. By connecting a Capacitor on this Pin a Soft-start function may be realized on H-drive Output. |
| 5 | H-FLY | Horizontal Flyback Input (positive polarity) |
| 6 | H-GND | Horizontal Section Ground |
| 7 | H-REF | Horizontal Section Reference Voltage, must be filtered |
| 8 | FC2 | VCO Low Threshold Filtering Capacitor |
| 9 | FC1 | VCO High Threshold Filtering Capacitor |
| 10 | C0 | Horizontal Oscillator Capacitor |
| 11 | R0 | Horizontal Oscillator Resistor |
| 12 | PLL1F | First PLL Loop Filter |
| 13 | H-LOCKCAP | First PLL Lock/Unlock Time Constant Capacitor. When Frequency is changing, a Blanking Pulse is generated on Pin 23, the duration of this Pulse is proportionnel to the Capacitor on Pin 13. |
| 14 | PLL1INHIB | TTL-Compatible Input for PLL1 Output Current Inhibition |
| 15 | H-POS | DC Control for Horizontal Centering |
| 16 | XRAY-IN | X-RAY protection Input (with internal latch function) |
| 17 | H-SYNC | TTL compatible Horizontal Sync Input |
| 18 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (12V Typ.) |
| 19 | GND | Ground |
| 20 | H-OUTEM | Horizontal Drive Output (emiter of internal transistor) |
| 21 | H-OUTCOL | Horizontal Drive Output (open collector of internal transistor) |
| 22 | BLK OUT | Blanking Output, activated during frequency changes, when X-RAY Input is triggered, when VS is too low, or when Device is in stand-by mode (through H-DUTY Pin2) and during H-FLY, V-FLY, V-SYNC, VSawth retrace. |
| 23 | MOIRE | Moire Output |
| 24 | V-GND | Vertical Section Signal Ground |
| 25 | V-AGCCAP | Memory Capacitor for Automatic Gain Control Loop in Vertical Ramp Generator |
| 26 | V-REF | Vertical Section Reference Voltage |
| 27 | V-CAP | Vertical Sawtooth Generator Capacitor |
| 28 | VS-AMP | DC Control of Vertical S-Shape Amplitude |
| 29 | C-CORR | DC Control of Vertical C-Correction |
| 30 | V-OUT | Vertical Ramp Output (with frequency independant amplitude and S-Correction) |
| 31 | V-AMP | DC Control of Vertical Amplitude Adjustment |
| 32 | VDCOUT | Vertical Position Reference Voltage Output |
| 33 | V-POS | DC Control of Vertical Position Adjustment |
| 34 | V-SYNC | TTL-Compatible Vertical Sync Input |
| 35 | VDCIN | Geometric Correction Reference Voltage Input |
| 36 | V-FLY | Vertical Flyback Input (positive polarity) |
| 37 | EWOUT | East /West Pincushion Correction Parabola Output |
| 38 | KEYST | DC Control of Keystone Correction |
| 39 | EWAMP | DC Control East/West Pincushion Correction Amplitude |
| 40 | GEOMOUT | Side Pin Balance \& Parallelogram Correction Parabola Output |
| 41 | KEYBAL | DC Control of Parallelogram Correction |
| 42 | SPINBAL | DC Control of Side Pin Correction Amplitude |

BLOCK DIAGRAM


QUICK REFERENCE DATA

| Parameter | Value | Unit |
| :--- | :---: | :---: |
| Horizontal Frequency | 15 to 150 | kHz |
| Autosynch Frequency (for Given R0, C0) | 1 to 3.7 | FH |
| $\pm$ Hor Sync Polarity Input | YES |  |
| Compatibility with Composite Sync on H-SYNC Input | YES (see note 1) |  |
| Lock/Unlock Identification on 1 ${ }^{\text {st }}$ PLL | YES |  |
| DC Control for H-Position | YES |  |
| X-RAY Protection | YES |  |
| Hor DUTY Adjust | YES |  |
| Stand-by Function | YES |  |
| Two Polarities H-Drive Outputs | YES |  |
| Supply Voltage Monitoring | YES |  |
| PLL1 Inhibition Input | YES |  |
| Composite Blanking Output | YES |  |
| Horizontal Moire Output | YES |  |
| Vertical Frequency | 35 to 200 | Hz |
| Vertical Autosync (for 150nF) | 50 to 165 | Hz |
| Vertical S-Correction | YES |  |
| Vertical C-Correction | YES |  |
| Vertical Amplitude Adjustment | YES |  |
| Vertical Position Adjustment | YES |  |
| East/West Parabola Output | YES |  |
| PCC (Pin Cushion Correction) Amplitude Adjustment | YES |  |
| Keystone Adjustment | YES |  |
| Dynamic Horizontal Phase Control Output | YES |  |
| Side Pin Balance Amplitude Adjustment | YES |  |
| Parallelogram Adjustment | YES |  |
| Tracking of Geometric Corrections with V-AMP and V-POS | YES |  |
| Reference Voltage | YES (see note 2) |  |
| Mode Detection | NO |  |
| Vertical Dynamic Focus | YES |  |

Notes: 1. Provided PLL inhibition input is used, see application diagram on page 27.
2. One for Horizontal section and one for Vertical section.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (Pin 18) | 13.5 | V |
| $\mathrm{V}_{\text {IN }}$ | $\begin{aligned} & \text { Max Voltage on } \text { Pins } 4,15,28,29,31,33,38,39,41,42 \\ & \text { Pin } 5 \\ & \text { Pins } 17,34 \\ & \text { Pin } 16 \end{aligned}$ | $\begin{gathered} 8 \\ 1.8 \\ 6 \\ 12 \end{gathered}$ | V |
| VESD | ESD Succeptibility <br> Human Body Model, 100pF Discharge through $1.5 \mathrm{k} \Omega$ EIAJ Norm, 200pF Discharge through $0 \Omega$ | $\stackrel{2}{300}$ | kV |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | $-40,+150$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Max Operating Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {oper }}$ | Operating Temperature | $0,+70$ | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | Junction-Ambient Thermal Resistance | Max. | 65 |
| $\stackrel{\rightharpoonup}{9}$ |  |  |  |

## HORIZONTAL SECTION

## Operating Conditions

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

VCO

| R0min | Oscillator Resistor Min Value (Pin 11) |  | 6 |  |  | $\mathrm{k} \Omega$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| C0min | Oscillator Capacitor Min Value (Pin 10) |  | 390 |  |  | pF |
| Fmax | Maximum Oscillator Frequency |  |  |  | 150 | kHz |
| HsVR | Horizontal Sync Input Voltage (Pin 17) |  | 0 |  | 5.5 | V |

INPUT SECTION

| MinD | Minimum Input Pulses Duration (Pin 17) |  | 0.7 |  |  | $\mu \mathrm{~S}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| Mduty | Maximum Input Signal Duty Cycle (Pin 17) |  |  |  | 25 | $\%$ |

OUTPUT SECTION

| I5m | Maximum Input Peak Current (Pin 5) |  |  |  | 5 | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
|  | Horizontal Drive Output Max Current |  |  |  |  |  |
| HOI1 | Pin 20 | Sourced current |  |  | 20 | mA |
| HOI2 | Pin 21 | Sink current |  |  | 20 | mA |

DC CONTROL VOLTAGES

| DCadj | DC Voltage on DC Controls (Pins 4-15) | VREF-H $=8 \mathrm{~V}$ | 2 |  | 6 | V |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |

HORIZONTAL SECTION (continued)
Electrical Characteristics $\left(\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY AND REFERENCE VOLTAGES |  |  |  |  |  |  |
| $V_{C C}$ | Supply Voltage (Pin 18) |  | 10.8 | 12 | 13.2 | V |
| Icc | Supply Current (Pin 18) | See Figure 1 |  | 40 | 60 | mA |
| $V_{\text {REF-H }}$ | Reference Voltage for Horizontal Section (Pin 7) | $\mathrm{I}=2 \mathrm{~mA}$ | 7.4 | 8 | 8.6 | V |
| IREF-H | Max Sourced Current on V ${ }_{\text {REF-H }}$ (Pin 7) |  |  |  | 5 | mA |
| $\mathrm{V}_{\text {REF-V }}$ | Reference Voltage for Vertical Section (Pin 26) | $\mathrm{I}=2 \mathrm{~mA}$ | 7.4 | 8 | 8.6 | V |
| IREF-V | Max Sourced Current on V REF-V (Pin 26) |  |  |  | 5 | mA |

INPUT SECTION/PLL1

| VINTH | Horizontal Input Threshold Voltage (Pin 17) |  | Low level voltage High level voltage | 2 |  | 0.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V Vco | VCO Control Voltage (Pin 12) |  | $\mathrm{V}_{\text {REF-H }}=8 \mathrm{~V}$ | 1.6 to 6.2 |  |  | V |
| $\mathrm{V}_{\text {cog }}$ | VCO Gain, dF/dV (Pin 12) |  | $\mathrm{RO}=6.49 \mathrm{k} \Omega, \mathrm{C} 0=680 \mathrm{pF}$ |  | 17 |  | kHz/V |
| Hph | Horizontal Phase Adjust (Pin 15) |  | \% of Horizontal period |  | $\pm 12.5$ |  | \% |
| f0 | Free Running Frequency (adjustable by changing R0) |  | $\mathrm{R} 0=6.49 \mathrm{k} \Omega, \mathrm{CO}=680 \mathrm{pF}$ | 25 | 27 | 29 | kHz |
| CR | PLL1 Capture Range | Fh Min Fh Max | $\mathrm{RO}=6.49 \mathrm{k} \Omega, \mathrm{C} 0=680 \mathrm{pF}$ <br> See conditions on Fig. 1 |  | $\begin{gathered} \mathrm{f0} \\ 3.7 \times \mathrm{f0} \end{gathered}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| PLLinh | PLL 1 Inhibition (Pin 14) (Typ. Threshold = 1.6V) | $\begin{aligned} & \hline \text { PLL ON } \\ & \text { PLL OFF } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{14} \\ & \mathrm{~V}_{14} \end{aligned}$ | 2 |  | 0.8 | V |
| IHLock0 | Max Output Current on HLock Output |  | $\mathrm{I}_{2}$ |  |  | 10 | mA |
| V $\mathrm{HLock0}$ | Low Level Voltage on HLock Output |  | $\mathrm{V}_{2}$ with $\mathrm{I}_{2}=10 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |

SECOND PLL AND HORIZONTAL OUTPUT SECTION

| FBth | Flyback Input Threshold Voltage (Pin 5) | See Figure 14 | 0.65 | 0.75 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hjit | Horizontal Jitter | See Application Diagram (Pins 8-9) |  | 80 |  | ppm |
| HDmin <br> HDmax | Horizontal Drive Output Duty-cycle (Pin 20 or 21) (see Note) <br> Minimum <br> Maximum | $\begin{aligned} & V_{4}=2 V \\ & V_{4}=6 \mathrm{~V} \\ & V_{4}=V_{\text {REF }}-100 \mathrm{mV} \\ & \hline \end{aligned}$ | $\begin{gathered} 32 \\ 53.5 \\ 57.5 \\ \hline \end{gathered}$ | $\begin{aligned} & 34 \\ & 56 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{gathered} 36 \\ 58.5 \\ 62.5 \end{gathered}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \hline \end{aligned}$ |
| HDvd | Horizontal Drive Low Level Output Voltage | Pin 20 to GND, $\mathrm{V}_{21}-\mathrm{V}_{20}$, lout $=20 \mathrm{~mA}$ |  | 1.1 | 1.7 | V |
| HDem | Horizontal Drive High Level Output Voltage (output on Pin 20) | $\begin{aligned} & \text { Pin } 21 \text { to } \mathrm{V}_{\mathrm{cc}}, \\ & \text { lout }=20 \mathrm{~mA} \\ & \hline \end{aligned}$ | 9.5 | 10 |  | V |
| XRAYth | X-RAY Protection Input Threshold Voltage (Pin 16) |  | TBD | 8 | TBD | V |
| ISblkO | Maximum Output Current on Composite Blanking Output | $\mathrm{I}_{22}$ |  |  | 10 | mA |
| VSblkO | Low-Level Voltage on Composite Blanking Output (Blanking ON) | $\mathrm{V}_{22}$ with $\mathrm{I}_{22}=10 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |
| ISmoiO | Maximum Output Current on Moire Output | $\mathrm{I}_{23}$ |  |  | 10 | mA |
| VSmoiO | Low-Level Voltage on Moire Output | $\mathrm{V}_{23}$ with $\mathrm{I}_{23}=10 \mathrm{~mA}$ |  | 0.25 | 0.5 | V |
| Vphi2 | Internal Clamping Voltage on 2nd PLL Loop Filter Output (Pin 3) | $V$ min Vmax |  | $\begin{aligned} & 1.6 \\ & 3.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {OFF }}$ | Threshold Voltage to Stop H-out, V-out and to Activate BLKout (OFF Mode when $\mathrm{V}_{4}<\mathrm{V}_{\text {OFF }}$ ) (Pin 4) | $\mathrm{V}_{4}$ |  |  | 1 | V |
| VSCinh | Supply Voltage to Stop H-out, V-out when $\mathrm{V}_{\mathrm{CC}}<$ VSCinh (Pin 18) $^{\text {( }}$ |  | TBD | 7.5 |  | V |

Note: If H-drive is taken on Pin 20 ( $\operatorname{Pin} 21$ connected to supply), H-D is the ratio of low level duration to horizontal period. If H-drive is taken on Pin 21 (Pin 20 grounded), H-D is the ratio of high level duration to horizontal period. in both cases, H-D period driving horizontal scanning transistor off.

## VERTICALSECTION

Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VSVR | Vertical Sync Input Voltage (Pin 34) | 0 |  | 5.5 | V |
| VEWM | Maximum EW Output Voltage (Pin 37) |  |  | 6.5 | V |
| VDHPCM | Maximum Dynamic Horizontal Phase Control Output Voltage (Pin 40) |  |  | 6.5 | V |
| VDHPCm | Minimum Dynamic Horizontal Phase Control Output Voltage (Pin 40) | 0.9 |  |  | V |
| VDFm | Minimum Vertical Dynamic Focus Output Voltage (Pin 1) | 0.9 |  |  | V |
| Rload | Minimum Load for less than 1\% Vertical Amplitude Drift (Pin 25) | 65 |  |  | $\mathrm{M} \Omega$ |

Electrical Characteristics ( $\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IBIASP | Bias Current (current sourced by PNP Base) (Pins 28-29) | For $\mathrm{V}_{28-29}=2 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |
| IBIASN | Bias Current (Pin 31) (sinked by NPN base) | For $\mathrm{V}_{31}=6 \mathrm{~V}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| VSth | Vertical Sync Input Threshold Voltage (Pin 34) | High-level Low-level | 2 |  | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| VSBI | Vertical Sync Input Bias Current (Current Sourced by PNP Base) | $\mathrm{V}_{34}=0.8 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| VRB | Voltage at Ramp Bottom Point (Pin 27) |  |  | 2/8 |  | VREF-V |
| $\mathrm{V}_{\text {RT }}$ | Voltage at Ramp Top Point (with Sync) (Pin 27) |  |  | 5/8 |  | VREF-V |
| $V_{\text {RTF }}$ | Voltage at Ramp Top Point (without Sync) (Pin 27) |  |  | $\mathrm{V}_{\mathrm{RT}}$-0.1 |  | V |
| VSW | Minimum Vertical Sync Pulse Width (Pin 34) |  | 5 |  |  | $\mu \mathrm{S}$ |
| VSmDut | Vertical Sync Input Maximum Duty-cycle (Pin 34) |  |  |  | 15 | \% |
| VSTD | Vertical Sawtooth Discharge Time Duration (Pin 27) | With 150nF cap |  | 70 |  | $\mu \mathrm{S}$ |
| VFRF | Vertical Free Running Frequency | $\mathrm{V}_{28}=2 \mathrm{~V}, \mathrm{~V}_{29}$ grounded, Measured on Pin 27 Cosc (Pin27) $=150 \mathrm{nF}$ |  | 100 |  | Hz |
| ASFR | AUTO-SYNC Frequency (see Note 1) | With $\mathrm{C}_{27}=150 \mathrm{nF}$ | 50 |  | 165 | Hz |
| RAFD | Ramp Amplitude Drift Versus Frequency | $\begin{aligned} & V_{31}=6 \mathrm{~V}, \mathrm{C}_{27}=150 \mathrm{nF} \\ & 50 \mathrm{~Hz}<\mathrm{f}<165 \mathrm{~Hz} \\ & \hline \end{aligned}$ |  | 100 |  | ppm/Hz |
| Rlin | Ramp Linearity on Pin 30 | $\mathrm{V}_{28}, \mathrm{~V}_{29}$ grounded |  | 0.5 |  | \% |
| Vpos | Vertical Position Adjustment Voltage (Pin 32) | $\begin{aligned} & V_{33}=2 \mathrm{~V} \\ & V_{33}=4 \mathrm{~V} \\ & V_{33}=6 \mathrm{~V} \\ & \hline \end{aligned}$ | 3.65 | $\begin{aligned} & 3.2 \\ & 3.5 \\ & 3.8 \end{aligned}$ | 3.3 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Ivpos | Max Current on Vertical Position Control Output (Pin 32) |  |  | $\pm 2$ |  | mA |
| Vor | Vertical Output Voltage (Pin 30) (peak-to-peak voltage on Pin 30) | $\begin{aligned} & V_{31}=2 V \\ & V_{31}=4 V \\ & V_{31}=6 V \\ & \hline \end{aligned}$ | 3.75 | $\begin{aligned} & 2 \\ & 3 \\ & 4 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Voutdi | DC Voltage on Vertical Output (Pin30) | See Note 2 |  | 7/16 |  | VREF-V |
| VOI | Vertical Output Maximum Current (Pin 30) |  |  | $\pm 5$ |  | mA |
| dVS | Max Vertical S-Correction Amplitude <br> $\mathrm{V}_{28}=2 \mathrm{~V}$ inhibits S-CORR <br> $\mathrm{V}_{28}=6 \mathrm{~V}$ gives maximum S-CORR | $\begin{aligned} & \Delta \mathrm{V} / \mathrm{V}_{30 \mathrm{pp}} \text { at } \mathrm{T} / 4 \\ & \Delta \mathrm{~V} / \mathrm{V}_{30 \mathrm{pp}} \text { at } 3 \mathrm{~T} / 4 \\ & \hline \end{aligned}$ | TBD | $\begin{array}{r} -4 \\ +4 \\ \hline \end{array}$ | TBD | $\begin{aligned} & \% \\ & \% \\ & \hline \end{aligned}$ |
| Ccorr | Max Vertical C-Correction Amplitude | $\begin{aligned} & \mathrm{V}_{29}=2 \mathrm{~V} \\ & \mathrm{~V}_{29}=4 \mathrm{~V} \\ & \mathrm{~V}_{29}=6 \mathrm{~V} \\ & \hline \end{aligned}$ | TBD | $\begin{gathered} \hline-5 \\ 0 \\ +5 \\ \hline \end{gathered}$ | TBD | $\begin{aligned} & \text { \% } \\ & \% \\ & \% \\ & \hline \end{aligned}$ |
| VFly Th | Vertical Flyback Threshold (Pin 36) |  |  | 1 | TBD | V |
| VFly Inh | Inhibition of Vertical Flyback Input (Pin 36) | See Note 1 |  | $\mathrm{V}_{\text {REF }} 0.5$ |  | V |
| IBIAS DCIN | Bias Current (Pin 35) (sourced by PNP base) | For $\mathrm{V}_{35}=\mathrm{V}_{32}$ |  | 2 |  | $\mu \mathrm{A}$ |

9105-08.TBL
Notes: 1. It is the frequency range for which the VERTICAL OSCILLATOR will automatically synchronize, using a single capacitor value on Pin 27 and with a constant ramp amplitude.
2. Typically 3.5 V for Vertical reference voltage typical value $(8 \mathrm{~V})$.
sct-TiOMsOM

VERTICAL SECTION (continued) East/West Function

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EWDC | DC Output Voltage (see Figure 2) | $\mathrm{V}_{33}=4 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \mathrm{~V}_{38}=4 \mathrm{~V}$ |  | 2.5 |  | V |
| TDEW ${ }_{\text {DC }}$ | DC Output Voltage Thermal Drift | See Note 2 |  | 100 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| EW ${ }_{\text {para }}$ | Parabola Amplitude | $\begin{gathered} V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded }, \\ \mathrm{V}_{31}=6 \mathrm{~V}, \mathrm{~V}_{33}=4 \mathrm{~V}, \\ \mathrm{~V}_{35}=\mathrm{V}_{32}, V_{38}=4 \mathrm{~V}, \\ V_{39}=6 \mathrm{~V} \\ V_{39}=2 \mathrm{~V} \end{gathered}$ | TBD | $\begin{gathered} 2.9 \\ 0 \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| EW ${ }_{\text {track }}$ | Parabola Amplitude versus V-AMP Control (tracking between V-AMP and E/W) | $\begin{gathered} V_{28}=2 \mathrm{~V}, V_{29} \text { grounded } \\ V_{33}=4 \mathrm{~V}, V_{35}=V_{32}, \\ V_{38}=4 \mathrm{~V}, V_{39}=4 \mathrm{~V} \\ V_{31}=2 \mathrm{~V} \\ V_{31}=4 \mathrm{~V} \\ V_{31}=6 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 0.36 \\ & 0.82 \\ & 1.45 \end{aligned}$ |  | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| KeyAdj | Keystone Adjustment Capability : <br> A/B Ratio (see Figure 2) <br> B/A Ratio | $\begin{gathered} V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ V_{31}=6 \mathrm{~V}, \mathrm{~V}_{33}=4 \mathrm{~V}, \\ \mathrm{~V}_{35}=\mathrm{V}_{32}, \mathrm{~V}_{39}=4 \mathrm{~V} \\ V_{38}=6 \mathrm{~V} \\ V_{38}=2 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & 0.48 \\ & 0.48 \end{aligned}$ |  |  |
| Keytrack | Keystone versus V-POS control (tracking between V-POS and EW) <br> A/B Ratio <br> B/A Ratio | $\begin{aligned} & \mathrm{V}_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ & \mathrm{V}_{31}=6 \mathrm{~V}, \mathrm{~V}_{38}=4 \mathrm{~V}, \mathrm{~V}_{39}=6 \mathrm{~V} \\ & \mathrm{~V}_{33}=2 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32} \\ & \mathrm{~V}_{33}=6 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32} \end{aligned}$ |  | $\begin{aligned} & 0.54 \\ & 0.54 \end{aligned}$ |  |  |

Notes: 1. When Pin $36>$ Vref -0.5 V , Vfly input is inhibited and vertical blanking on composite blanking output is replaced by vertical sawtooth discharge time.
2. These parameters are not tested on each unit. They are measured during our internal qualification procedure which includes characterization on batches comming from corners of our processes and also temperature characterization.

## Dynamic Horizontal Phase Control Function

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DHPC ${ }_{\text {d }}$ | DC Ouput Voltage (see Figure 3) | $\mathrm{V}_{33}=4 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \mathrm{~V}_{41}=4 \mathrm{~V}$ |  | 4 |  | V |
| TDDHPC ${ }_{\text {dc }}$ | DC Output Voltage Thermal Drift | See Note |  | 100 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| SPBpara | Side Pin Balance Parabola <br> Amplitude (see Figure 3) | $\begin{gathered} V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ \mathrm{V}_{31}=6 \mathrm{~V}, \mathrm{~V}_{33}=4 \mathrm{~V}, \\ \mathrm{~V}_{35}=\mathrm{V}_{32}, \mathrm{~V}_{41}=4 \mathrm{~V} \\ \mathrm{~V}_{42}=6 \mathrm{~V} \\ V_{42}=2 \mathrm{~V} \end{gathered}$ | TBD | $\begin{array}{r} +1.45 \\ -1.45 \end{array}$ | TBD | V |
| SPBtrack | Side Pin balance Parabola Amplitude versus V-amp Control (tracking between V-amp and SPB ) | $\begin{gathered} V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ \mathrm{V}_{33}=4 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \\ \mathrm{~V}_{41}=4 \mathrm{~V}, \mathrm{~V}_{42}=6 \mathrm{~V} \\ \mathrm{~V}_{31}=2 \mathrm{~V} \\ V_{31}=4 \mathrm{~V} \\ V_{31}=6 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 0.36 \\ & 0.82 \\ & 1.45 \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| ParAdj | Parallelogram Adjustment Capability <br> $\mathrm{A} / \mathrm{B}$ ratio (see Figure.3) <br> B/A ratio | $\begin{gathered} \mathrm{V}_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ \mathrm{V}_{31}=6 \mathrm{~V}, \mathrm{~V}_{33}=4 \mathrm{~V}, \\ \mathrm{~V}_{35}=\mathrm{V}_{32}, \mathrm{~V}_{42}=6 \mathrm{~V} \\ \mathrm{~V}_{41}=6 \mathrm{~V} \\ \mathrm{~V}_{41}=2 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | $\begin{aligned} & 0.12 \\ & 0.12 \end{aligned}$ |  |  |
| Partrack | Parallelogram versus V-pos Control (tracking between V-pos and DHPC) A/B ratio B/A ratio | $\begin{aligned} & V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ & V_{31}=6 \mathrm{~V}, \mathrm{~V}_{41}=4 \mathrm{~V}, \mathrm{~V}_{42}=6 \mathrm{~V} \\ & V_{33}=2 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \\ & \mathrm{~V}_{33}=6 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.53 \\ & 0.53 \end{aligned}$ |  |  |

VERTICAL SECTION (continued)
Vertical Dynamic Focus Function

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDFDc | DC Output Voltage (see Figure 4) | $\mathrm{V}_{33}=4 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}$ |  | 6 |  | V |
| TDVDF $_{\text {D }}$ | DC Output Voltage Thermal Drift | See Note |  | 100 |  | ppm/C |
| VDFAMP | Parabola Amplitude versus V-amp (tracking between V-amp and VDF) (see Figure 4) | $\begin{gathered} V_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ \mathrm{V}_{33}=4 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \\ \mathrm{~V}_{31}=2 \mathrm{~V} \\ \mathrm{~V}_{31}=4 \mathrm{~V} \\ \mathrm{~V}_{31}=6 \mathrm{~V} \end{gathered}$ | $\begin{array}{r} -0.84 \\ -1.78 \\ -3.14 \end{array}$ | $\begin{aligned} & -0.72 \\ & -1.57 \\ & -2.85 \end{aligned}$ | $\begin{aligned} & -0.6 \\ & -1.36 \\ & -2.56 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| VDFKEY | Parabola Assymetry versus V-pos Control (tracking between V-pos and VDF) <br> A/B ratio <br> B/A ratio | $\begin{aligned} & \mathrm{V}_{28}=2 \mathrm{~V}, \mathrm{~V}_{29} \text { grounded, } \\ & \mathrm{V}_{31}=6 \mathrm{~V}, \\ & \mathrm{~V}_{33}=2 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32}, \\ & \mathrm{~V}_{33}=6 \mathrm{~V}, \mathrm{~V}_{35}=\mathrm{V}_{32} \end{aligned}$ | $\begin{aligned} & 0.42 \\ & 0.48 \end{aligned}$ | $\begin{aligned} & 0.52 \\ & 0.58 \end{aligned}$ | $\begin{aligned} & 0.62 \\ & 0.68 \end{aligned}$ |  |

Note: These parameters are not tested on each unit. They are measured during our internal qualification procedure which includes characterization on batches comming from corners of our processes and also temperature characterization.

Figure 1 : Testing Circuit


Figure 2 : E/W Output


Figure 3 : Dynamic Horizontal Phase Control Output


Figure 4 : Vertical Dynamic Focus Function


TYPICAL VERTICAL OUTPUT WAVEFORMS


TYPICAL GEOMETRY OUTPUT WAVEFORMS

| Function | $\begin{gathered} \text { Control } \\ \text { Pin } \end{gathered}$ | Output Pin | Control Voltage | Specification | Picture Image |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Trapezoid Control | 38 | 37 | $V_{39}=4 V$ <br> 2 V <br> 6 V |  |  |
| Pin Cushion Control | 39 | 37 | $V_{38}=4 V$ <br> 2V <br> 6 V |  |  |
| Parrallelogram Control | 41 | 40 | $\mathrm{V}_{42}=4 \mathrm{~V}$ <br> 2 V <br> 6 V |  |  |
| Side Pin Balance Control | 42 | 40 | $\mathrm{V}_{41}=4 \mathrm{~V}$ <br> 2V <br> 6 V |  |  |
| Vertical Dynamic Focus |  | 1 |  |  |  |

Note: The specification of Output voltage is indicated on $4 \mathrm{~V}_{\mathrm{PP}}$ vertical sawtooth output condition. The output voltage depends on vertical sawtooth output voltage.

## OPERATING DESCRIPTION

## GENERAL CONSIDERATIONS Power Supply

The typical value of the power supply voltage $\mathrm{V}_{\mathrm{cc}}$ is 12 V . Perfect operation is obtained if V cc is maintained in the limits : $10.8 \mathrm{~V} \rightarrow 13.2 \mathrm{~V}$.
In order to avoid erratic operation of the circuit during the transient phase of Vcc switching on, or switching off, the value of $V_{C C}$ is monitored and the outputs of the circuit are inhibited if $\mathrm{V}_{\mathrm{CC}}<7.6$ typically.
In order to have a very good power supply rejection, the circuit is internally powered by several internal voltage references (The unique typical value of which is 8 V ). Two of these voltage references are externally accessible, one for the vertical part and one for the horizontal part. These voltage references can be used for the DC control voltages applied on the concerned pins by the way of potentiometers or digital to analog converters (DAC's). Furthermore it is necessary to filter the a.m. voltage references by the use of external capacitor connected to ground, in order to minimize the noise and consequently the "jitter" on vertical and horizontal output signals.

## DC Control Adjustments

The circuit has 10 adjustment capabilities : 2 for the horizontal part, 2 for the E/W correction, 4 for the vertical part, 2 for the Dynamic Horizontal phase control.
The corresponding inputs of the circuit has to be driven with a DC voltage typically comprised between 2 and 6 V for a value of the internal voltage reference of 8 V .

Figure 5: Example of Practical DC Control Voltage Generation


In order to have a good tracking with the voltage reference value, it's better to maintain the control voltages between $\mathrm{V}_{\text {REF }} / 4$ and $3 / 4$. $V_{\text {REF }}$.
The input current of the DC control inputs is typically very low (about a few $\mu \mathrm{A}$ ). Depending on the internal structure of the inputs, it can be positive or negative (sink or source).

## HORIZONTAL PART <br> Input section

The horizontal input is designed to be sensitive to TTL signals typically comprised between 0 and 5 V . The typical threshold of this input is 1.6 V . This input stage uses an NPN differential stage and the input current is very low.

Figure 6 : Input Structure


Concerning the duty cycle of the input signal, the following signals may be applied to the circuit.
Using internal integration, both signals are recognized on condition that $Z / T \leq 25 \%$. Synchronisation occurs on the leading edge of the internal sync signal. The minimum value of $Z$ is $0.7 \mu \mathrm{~s}$.

Figure 7


## PLL1

The PLL1 is composed of a phase comparator, an external filter and a Voltage Controlled Oscillator (VCO).
The phase comparator is a "phase frequency"type, designed in CMOS technology. This kind of phase detector avoids locking on false frequencies. It is followed by a "charge pump", composed of 2 current sources sink and source ( $=1 \mathrm{~mA}$ typ.)

## OPERATING DESCRIPTION (continued)

Figure 8 : Principle Diagram


The dynamic behaviour of the PLL is fixed by an external filter which integrates the current of the charge pump. A "CRC" filter is generally used (see Figure 9).
PLL1 is inhibited by applying a high level on Pin 14 (PLLinhib) which is a TTL compatible input. The inhibition results from the opening of a switch located between the charge pump and the filter (see Figure 8).
The VCO uses an external RC network. It delivers a linear sawtooth obtained by charge and discharge of the capacitor, by a current proportionnal to the current in the resistor. typical thresholds of sawtooth are 1.6 V and 6.4 V (see Figure 10).
The control voltage of the VCO is typically comprised between 1.6 V and 6 V (see Figure 10). The theoreticalfrequency range of this VCO is in the ratio $1 \rightarrow 3.75$, but due to spread and thermal drift of external components and the circuit itself, the effec-
tive frequency range has to be smaller (e.g. 30kHz $\rightarrow 85 \mathrm{kHz}$ ). In the absence of synchronisation signal the control voltage is equal to 1.6 V typ. and the VCO oscillates on its lowest frequency (free frequency). The synchro frequency has to be always higher than the free frequency and a margin has to be taken. As an example for a synchro range from 30 kHz to 85 kHz , the suggested free frequency is 27 kHz .

Figure 9


Figure 10 : Details of VCO


## OPERATING DESCRIPTION (continued)

The PLL1 ensures the coincidence between the leading edge of the synchro signal and a phase reference obtained by comparison between the sawtooth of the VCO and an internal DC voltage adjustable between 2.4 V and 4 V (by Pin 15). So a $\pm 45^{\circ}$ phase adjustment is possible (see Figure 11).

Figure 11 : PLL1 Timing Diagram


Phase REF1 is obtained by comparison between the sawtooth and a DC voltage adjustable between 2.4 V and 4V. The PLL1 ensures the exact coincidence between the signals phase REF and HSYNS. $\mathrm{A} \pm \mathrm{T} / 8$ phase adjustment is possible.

The two VCO threshold can be filtered by connecting capacitor on Pins 8-9.
The TDA9103 also includes a LOCK/UNLOCK identification block which senses in real-time
whether the PLL is locked on the incoming horizontal sync signal or not. The resulting information is available on HLOCKOUT output (Pin 2). The block diagram of the LOCK/UNLOCK function is described in Figure 12.
The NOR1 gate is receiving the phase comparator output pulses (which also drive the charge pump).
When the PLL is locked, on point $\mathbf{A}$ there is a very small negative pulse (100ns) at each horizontal cycle, so after R-C filter, there is a high level on Pin 13 which force HLOCKOUT to high level (provided that HLOCKOUT is pulled up to $\mathrm{V}_{\mathrm{Cc}}$ ).
When the PLL is unlocked, the 100 ns negative pulse on A becomes much larger and consequently the average level on Pin 13 will decrease. When it reaches 6.5 V , point $\mathbf{B}$ goes to low level forcing HLOCKOUT output to "0".
The status of Pin 13 is approximately the following :

- Near OV when there is no H-SYNC,
- Between 0 and 4 V with H -SYNC frequency different from VCO,
- Between 4 and 8 V when $\mathrm{H}-S Y N C$ frequency = VCO frequency but not in phase,
- Near to 8 V when PLL is locked.

It is important to notice that Pin 13 is not an output pin and must only be used for filtering purpose (see Figure 12).

Figure 12 : LOCK/UNLOCK Block Diagram


## OPERATING DESCRIPTION (continued) <br> PLL2

Figure 13 : PLL2 Timing Diagram


The PLL2 ensures a constant position of the shaped flyback signal in comparison with the sawtooth of the VCO (see Figure 13).
The phase comparator of PLL2 is followed by a charge pump with a $\pm 0.5 \mathrm{~mA}$ (typ.) output current. The flyback input is composed of an NPN transistor. This input has to be current driven.
The maximum recommanded input current is 2 mA (see Figures 14 and 15).

Figure 14 : Flyback Input Electrical Diagram


Figure 15 : Dual PLL Block Diagram


## OPERATING DESCRIPTION (continued)

## Output Section

The H -drive signal is transmitted to the output through a shaping block ensuring a duty cycle adjustable from $30 \%$ to $50 \%$. In order to ensure a reliable operation of the scanning power part, the output is inhibited in the following circumstances :

- Vcc too low,
- Xray protection activated,
- During the horizontal flyback,
- Output voluntarily inhibited through Pin 4.

The outputstage is composed of a Darlington NPN bipolar transistor. Both the collector and the emitter are accessible (see Figure 16).
The output Darlington is in off-state when the power scanning transistor is also in off-state.
The maximum output current is 20 mA , and the corresponding voltage drop of the outputdarlington is 1.1 V typically.
It is evident that the power scanning transistor cannot be directly driven by the integrated circuit. An interface has to be designed betweenthe circuit and the power transistor which can be of bipolar or MOS type.

## Outputs inhibition

The application of a voltage lower than 1V (typ.) on Pin 4 (duty cycle adjust) inhibits the horizontal and vertical outputs. This is not memorised.

X-RAY PROTECTION : the activation of the X-ray protection is obtained by application of a high level on the X -ray input ( $>8 \mathrm{~V}$ ). Consequences of X -ray protection are :

- Inhibition of H drive output,
- Activation of composite blanking output.

The reset of this protection is obtained by $\mathrm{V}_{\mathrm{cc}}$ switch off (see Figure 17).

Figure 16 : Output stage simplified diagram, showing the two possibilities of connection


Figure 17 : Safety Functions Block Diagram


## OPERATING DESCRIPTION (continued)

## Moire Function

Figure 18 : Moire Function Block Diagram


Figure 19 : Moire Output Waveform


## Geometric Corrections

The principle is represented in Figure 20.
Starting from the vertical ramp, a parabola shaped is generatedfor $\mathrm{E} / \mathrm{W}$ correction, dynamic horizontal phase control correction, and vertical dynamic Focus correction.
The core of the parabola generator is an analog multiplier. The output current of which is equal to :

$$
\Delta \mathrm{I}=\mathrm{k}\left(\mathrm{~V}_{\mathrm{RAMP}}-\mathrm{V}_{\mathrm{DCIN}}\right)^{2} .
$$

Where $V_{\text {Ramp }}$ is the vertical ramp, typically comprised between 2 and $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DCIN}}$ is a vertical DC input adjustable in the range $3.2 \mathrm{~V} \rightarrow 3.8 \mathrm{~V}$ in order to generate a dissymmetric parabola if required (keystone adjustment).
In order to keep good screen geometry for any end user preferences adjustment we implemented the
possibility to have "geometry tracking". To enable the "tracking" function, the $\mathrm{V}_{\text {dcout }}$ must be connected to $V_{\text {DCIN }}$.
It is possible to inhibit $\mathrm{V}_{\text {POs }}$ tracking by applying a fixed DC voltage on the V ${ }_{\text {dcin }}$ Pin.
This DC voltage in that case must be taken from the vertical reference and adjusted to 3.5 V with an external bridge resistor.
Due to large output stages voltage range (E/W, BALANCE, FOCUS), the combination of tracking function with maximum vertical amplitude max. or min. vertical position and maximum gain on the DC control inputs may leads to the output stages saturation. This must be avoided by limiting the output voltage by apropriate $D C$ control voltages.

## OPERATING DESCRIPTION (continued)

Geometric Corrections (continued)
Figure 20 : Geometric Corrections Principle


For E/W part and Dynamic Horizontal phase control part, a sawtooth shaped differential current in the following form is generated: $\Delta l^{\prime}=k^{\prime}\left(V_{\text {RAMP }}-V_{\text {DCIN }}\right)$. Then $\Delta I$ and $\Delta l$ ' are added together and converted into voltage.
These two parabola are respectively available on Pin 37 and Pin 40 by the way of an emitter follower which has to be biased by an external resistor ( $10 \mathrm{k} \Omega$ ). They can be DC coupled with external circuitry.
EW

$$
\begin{aligned}
\mathrm{V}_{\text {OUT }}= & 2.5 \mathrm{~V}+\mathrm{K}_{1}{ }^{\prime}\left(\mathrm{V}_{\text {RAMP }}-\mathrm{V}_{\text {DCIN }}\right) \\
& +\mathrm{K}_{1}\left(\mathrm{~V}_{\text {RAMP }}-\mathrm{V}_{\text {DCIN }}\right)^{2}
\end{aligned}
$$

$\mathrm{K}_{1}$ is adjustable by EW amp control (Pin 39)
$\mathrm{K}_{1}$ ' is adjustable by KEYST control (Pin 38)

Dyn. Hor. $\quad$ Vout $=4 V+K_{2}{ }^{\prime}\left(V_{\text {RAMP }}-V_{D C I N}\right)$
Phase Control $+\mathrm{K}_{2}\left(\mathrm{~V}_{\text {RAMP }}-\mathrm{V}_{\text {DCIN }}\right)^{2}$
$\mathrm{K}_{2}$ is adjustable by SPB amp control (Pin 42) $\mathrm{K}_{2}$ ' is adjustable by KEYBAL control (Pin 41)

For vertical dynamic focus part, only a constant amplitude parabola is generated in the form :

$$
V_{\text {OUT }}=6 \mathrm{~V}-0.75 \times\left(\mathrm{V}_{\text {AMP }}-\mathrm{V}_{\text {DCIN }}\right)^{2}
$$

The outputconnection is the same as the two other corrections (Pins 37-40).

It is important to note that the parasitic parabola during the discharge of the vertical oscillator capacitor is suppressed.

## OPERATING DESCRIPTION (continued) VERTICAL PART

Figure 21 : Vertical Part Block Diagram


The vertical part generates a fixed amplitude ramp which can be affected by a $S$ and $C$ correction shape. Then, the amplitude of this ramp is adjusted to drive an external power stage.
The internal reference voltage used for the vertical part is available between Pin 26 and Pin 24. It can be used as voltage reference for any DC adjusment
to keep a high accuracy to each adjustment. Its typical value is :

$$
V_{26}=V_{\text {REF }}=8 \mathrm{~V} .
$$

The charge of the external capacitor on Pin 27 ( $\mathrm{V}_{\text {CAP }}$ ) generates a fixed amplitude ramp between the internal voltages, $V_{L}\left(V_{L}=V_{\text {REF }} / 4\right)$ and $V_{H}$ ( $\mathrm{V}_{\mathrm{H}}=5 / 8 \cdot \mathrm{~V}_{\text {REF }}$ ).

## OPERATING DESCRIPTION (continued) <br> VERTICAL PART (continued)

## Function

When the synchronisation pulse is not present, an internal current source sets the free running frequency. For an external capacitor, Cosc $=150 \mathrm{nF}$, the typical free running frequency is 100 Hz .
Typical free running frequency can be calculated by :

$$
\mathrm{f}_{0}(\mathrm{~Hz})=1.5 \cdot 10^{-5} \cdot \frac{1}{\operatorname{Cosc}(\mathrm{nF})}
$$

A negative or positive TTL level pulse applied on Pin 34 (VSYNC) can synchronise the ramp in the frequency range [fmin, fmax]. This frequency range depends on the external capacitor connected on Pin 27. A capacitor in the range [150nF, 220 nF ] is recommanded for application in the following range: 50 Hz to 120 Hz .
Typical maximum and minimum frequency, at $25^{\circ} \mathrm{C}$ and without any correction (S correction or C correction), can be calculated by :
$\mathrm{f}_{\max }=2.5 \cdot \mathrm{f}_{0}$ and $\mathrm{f}_{\min }=0.33 \cdot \mathrm{f}_{0}$
If $S$ or $C$ corrections are applied, these values are slighty affected.
If an external synchronisation pulse is applied, the internal oscillator is automaticaly caught but the amplitude is no more constant. An internal correction is activated to adjust it in less than half a second: the highest voltage of the ramp on Pin 27 is sampled on the sampling capacitor connected on Pin 25 (VAGCCAP) at each clock pulse and a transconductance amplifier generates the charge current of the capacitor. The ramp amplitude becomes again constant.
It is recommanded to use a AGC capacitor with low leakage current. A value lower than 100 nA is mandatory.
Pin 36 , Vfly is the vertical flyback input used to generate the composite blanking signal. If Vfly is not used, (Vref - 0.5), at minimum, must be connected to this input.

## DC Control Adjustments

Then, $S$ and $C$ correction shapes can be added to this ramp. This frequency independent $S$ and $C$ corrections are generated internally; their ampli-
tude are DC adjustable on Pin 28 ( $\mathrm{V}_{\text {SAMP }}$ ) and Pin 29 (COR-C).
S correction is non effective for $\mathrm{V}_{\text {SAMP }}$ lower than $\mathrm{V}_{\text {REF }} / 4$ and maximum for $\mathrm{V}_{\text {SAMP }}=3 / 4 \cdot \mathrm{~V}_{\text {REF }}$.
C correction is non effective for COR-C grounded and maximum for :
COR-C $=\mathrm{V}_{\text {REF }} / 4$ or COR-C $=3 / 4 \cdot \mathrm{~V}_{\text {REF }}$.
Endly, the amplitude of this $S$ and $C$ corrected ramp can be adjusted by the voltage applied on Pin 31 (VAMP). The adjusted ramp is available on Pin 30 (VOUT) to drive an external power stage. The gain of this stage is typically $\pm 30 \%$ when voltage applied on Pin 31 is in the range $\mathrm{V}_{\text {REF }} / 4$ to $3 / 4 \cdot \mathrm{~V}_{\text {REF }}$. The DC value of this ramp is kept constant in the frequency range , for any correction applied on it. Its typical value is : $\mathrm{V}_{\text {DCOUT }}=\mathrm{V}_{\text {MID }}=7 / 16 \cdot \mathrm{~V}_{\text {REF }}$.
A DC voltage is available on Pin 32 ( $\mathrm{V}_{\text {DCOUT }}$ ). It is driven by the voltage applied on Pin 33 (VPOS)
For a voltage control range between $\mathrm{V}_{\text {REF }} / 4$ and $3 / 4 \cdot V_{\text {REF }}$, the voltage available on Pin 32 is : $V_{\text {DCOUT }}=7 / 16 \cdot V_{\text {REF }} \pm 300 \mathrm{mV}$.
So, the Vdcout voltage is correlated with DC value of Vout. It increases the accuracy when temperature varies.

## Basic Equations

In first approximation, the amplitude of the ramp on Pin 30 (Vout) is :
$\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {MID }}=\left(\mathrm{V}_{\text {CAP }}-\mathrm{V}_{\text {MID }}\right)\left[1+0.16 \cdot\left(\mathrm{~V}_{\text {AMP }}-\mathrm{V}_{\text {REF }} / 2\right)\right]$
with $\mathrm{V}_{\mathrm{MID}}=7 / 16 \cdot \mathrm{~V}_{\text {REF }}$; typically 3.5 V
$V_{\text {MID }}$ is the middle value of the ramp on Pin 27
$V_{C A P}=V_{27}$, ramp with fixed amplitude.
On Pin 32 ( $\mathrm{V}_{\text {DCOUT }}$ ), the voltage (in volts) is calculated by : $\mathrm{V}_{\text {DCOUT }}=\mathrm{V}_{\mathrm{MID}}+0.16 \cdot\left(\mathrm{~V}_{\mathrm{POS}}-\mathrm{V}_{\mathrm{REF}} / 2\right)$. Vpos is the voltage applied on Pin 33.
The current available on Pin 27
(when $V_{\text {samp }}=V_{\text {Ref }} / 4$ ) is :
losc $=3 / 8 \cdot V_{\text {REF }} \cdot$ Cosc $\cdot \mathrm{f}$
Cosc : capacitor connected on Pin 27
f synchronisation frequency
The recommanded capacitor value on Pin 25 ( $\mathrm{V}_{\mathrm{AGC}}$ ) is 470 nF . Its ensures a good stability of the internal closed loop.

## INTERNAL SCHEMATICS

Figure 22


Figure 26

Figure 27

Figure 28


Figure 29


Figure 25




INTERNAL SCHEMATICS (continued)
Figure 30


Figure 31


Figure 32


Figure 33


Figure 34


Figure 35


Figure 36


INTERNAL SCHEMATICS (continued)
Figure 37


Figure 38


Figure 39


Figure 40


Figure 41


INTERNAL SCHEMATICS (continued)
Figure 42


Figure 43


Figure 44


Figure 45


Figure 46


Figure 47


Figure 48


Figure 49


INTERNAL SCHEMATICS (continued)

Figure 50


Figure 51


## APPLICATION DIAGRAMS

Figure 52 : Demonstration Board


SCS-THOMSON
MTCRELECTMWICS

## APPLICATION DIAGRAMS

Figure 53 ：Control Board


## APPLICATION DIAGRAMS

Figure 54 : PCB Layout



## APPLICATION DIAGRAMS

Figure 55 : Components Layout


9105-73.EPS

## PACKAGE MECHANICAL DATA

42 PINS - PLASTIC SHRINK DIP


Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1996 SGS-THOMSON Microelectronics - All Rights Reserved
Purchase of $I^{2} C$ Components of SGS-THOMSON Microelectronics, conveys a license under the Philips $I^{2} C$ Patent. Rights to use these components in a $I^{2} C$ system, is granted provided that the system conforms to the $\mathrm{l}^{2} \mathrm{C}$ Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

